Memory address computation
(Op = 'LW') or (Op = 'SW')

ALUSrcA = 1
ALUSrcB = 10
ALUOp = 00

Memory access

MemRead
iorD = 1

Write-back step

RegWrite
MemtoReg = 1
RegDst = 0

To state 0
(Figure 5.37)